|
| |
| | Industry Standard Architecture - Wikipedia, the free encyclopedia |
 | | The XT bus architecture is an eight-bit ISA bus architecture used by Intel 8086 and Intel 8088 systems in the IBM PC and IBM PC XT in the 1980s. | | | Industry Standard Architecture (in practice almost always shortened to ISA) is a computer bus standard for IBM compatibles. | | | In reference to the XT bus, it is sometimes referred to as the AT bus architecture. |
|
http://en.wikipedia.org/wiki/Industry_Standard_Architecture
(677 words)
|
|
| |
| | Industry standard architecture : AT bus architecture |
| | Industry Standard Architecture (in practice almost always shortened to ISA) is a bus standard for IBM compatibles that extends the XT bus architecture to 16 bits. | | | The protocols also allows for bus mastering although only the first 16 MB of main memory is available for direct access. | | | Micro Channel Architecture (which was IBM's failed attempt at introducing an incompatible but improved bus) |
|
http://www.eurofreehost.com/at/AT_bus_architecture.html
(256 words)
|
|
| |
| | Industry Standard Architecture (ISA) Bus |
| | The original ISA bus on the IBM PC was 8 bits wide, reflecting the 8 bit data width of the Intel 8088 processor's system bus, and ran at 4.77 MHz, again, the speed of the first 8088s. | | | In 1984 the IBM AT was introduced using the Intel 80286; at this time the bus was doubled to 16 bits (the 80286's data bus width) and increased to 8 MHz (the maximum speed of the original AT, which came in 6 MHz and 8 MHz versions). | | | The ISA bus eventually became a bottleneck to performance and was augmented with additional high-speed buses, but ISA persists because of the truly enormous base of existing peripherals using the standard. |
|
http://www.pcguide.com/ref/mbsys/buses/types/olderISA-c.html
(541 words)
|
|
| |
| | Bus bridge device for advanced microcontroller bus architecture (AMBA) advanced system bus (ASB) protocol - US Patent ... |
| | The bus bridge device of claim 1, wherein said first PCI protocol interface is adapted to execute said transaction from said first device on a PCI bus. | | | The present invention is well suited to the use of other computer systems, such as, for example, optical and mechanical computers. | | | The computer system of claim 9, wherein said PCI protocol device is coupled to said bus bridge device by a PCI bus, and wherein said PCI bus is coupled to said memory interface. |
|
http://www.patentstorm.us/patents/6751695.html
(6609 words)
|
|
| |
| | Faster may not always mean better |
| | In a single bus system the fast cache memory along with the slower memory and other slower I/O devices is connected to a common bus. | | | For best performance with a dual bus system such as MAXpowr G3 it is more important to match, or sync, the system bus frequency with the speed of the system memory. | | | The idea is to pick a system bus clock where a given number of wait states minus 5ns will access system memory closest to the access time rating of the installed memory modules. |
|
http://www.maccpu.com/fasterfaster.html
(877 words)
|
|
| |
| | AMIDiag - Industry Standard PC Diagnostics |
| | This is a bus that connects all the internal computer components to the CPU and main memory. | | | A standard bus (computer interconnection) architecture that is associated with the IBM AT motherboard. | | | A standard electronic interface used between a computer motherboard's data paths or bus and the computer's disk storage devices. |
|
http://www.amidiag.com/support/glossary.cfm
(11674 words)
|
|
| |
| | Bus Architecture |
| | The bus in a computer system is simply a collection of physical ‘pathways’ wires that convey electrical signals between the various units in the computer. | | | The Data bus is simply a set of electrical lines that allow the CPU to move binary information (logic signals) to or from any part of the system components. | | | The original PC bus system is known as the ISA (Industry Standard Architecture) bus. |
|
http://online.nmit.vic.edu.au/police/hardware/resource7.htm
(1011 words)
|
|
| |
| | A Bus Architecture For System-On-Chip Designs |
| | The CoreFrame on-chip bus architecture is defined along with examples to illustrate how a design friendly bus standard will effect the mix and match of reusable cores without sacrificing performance. | | | The MBus protocol is optimized both for ASIC-type implementations and for data transfers to and from memory devices. | | | Because all signals are launched and captured by rising edges of the bus clock, and are not bi-directional, synthesis and static timing analysis are straightforward tasks. |
|
http://www.us.design-reuse.com/PAPERS/palmchip.html
(2092 words)
|
|
| |
| | PC Bus Architecture |
| | The VLB is a 32-bit bus which is in a way a direct extension of the 486 processor/memory bus. | | | The bus implementations of the cards were originally based on information publishes in IBM AT Technical Reference and the ISA industry standard were written much later. | | | This bus is electrically same as ISA bus, but uses different connector. |
|
http://www.richland.edu/staff/dkirby/pcbusarc.htm
(3435 words)
|
|
| |
| | [No title] |
| | Research is required to investigate the impact of network interconnection on a machine architecture and to define and evaluate new network adaptor architectures. | | | The specialized hardware approach is based on the assumption that general-purpose hardware, particularly the interconnection bus, cannot be fast enough to support the level of performance required. | | | However, our experience with the Internet project suggests that a primary research goal should be the development of a network architecture that permits the interconnection of a number of different switching technologies. |
|
http://www.faqs.org/rfc/rfc1077.txt
(14395 words)
|
|
| |
| | EE-Evaluation Engineering - "Which Bus Architecture Is Right for You?" |
| | It is computer architecture that adds the features necessary for industrial computing to the desktop PC. | | | To be successful, choose the bus architecture that best meets your needs today, and look for software that makes the bus transparent to you, preserving your application investment for years to come. | | | A consistent application-programming interface across both the operating system and the computer architecture will be invaluable down the line. |
|
http://www.evaluationengineering.com/pctest/articles/0998data.htm
(1783 words)
|
|
| |
| | Intel to overhal its memory bus architecture |
| | Intel's current front-side system bus design should be able to keep as many as four cores satisfied, depending on their frequency, said Stephen Pawlowski, an Intel senior fellow, at a recent briefing on Intel's multicore strategy. | | | Under Intel's design, the front-side bus connects the CPU to the main memory in a system. | | | As Intel moves in step with the rest of the chip industry toward multicore design, it is preparing to overhaul the memory bus architecture that has served it well for so many years, according to company executives and analysts. |
|
http://www.computerweekly.com/Article135918.htm
(912 words)
|
|
| |
| | The Allayer RoX® Bus Architecture |
| | When the first RoX bus devices were introduced in early 1998, the concept of the RoX bus was quickly proven in the field with numerous systems using the AL100 as the basis of an expandable Fast Ethernet switching family. | | | A simple analysis of real-world issues in the design of high performance and scalable switching systems shows some of the pluses and minuses of the various commercially available (and soon to be available) approaches. | | | With the recent introduction of the RoX-compatible AL1000 Gigabit Switching IC, the architecture has now been shown to be up to the rest of the task: it is now a high performance, scalable inter-chip architecture that can support Ethernet, Fast Ethernet and Gigabit Ethernet switching systems in all configurations. |
|
http://www.embeddedinsight.com/allayer2/ab001.html
(1333 words)
|
|
| |
| | Neowin.net -> Internal Bus Architecture |
| | Bus architecture is defined as: The overall layout of an internal data channel that transfers data to and from the CPU of a computer system | | | example of Bus topolgies are: EISA, ISA, PCI and Micro Channel | | | ATA or SATA is specified for data transfer for harddrives. |
|
http://www.neowin.net/forum/index.php?showtopic=130474
(276 words)
|
|
| |
| | Halfbakery: Ethernet as Bus Architecture |
| | The computer communicates internally using ethernet instead of traditional bus architectures. | | | On an ethernet-style bus, every cache miss would require sending and receiving many bytes of addressing/routing stuff in addition to the actual data required. | | | For memory, anything other than a parallel bus is out of the question. |
|
http://www.halfbakery.com/lr/idea/Ethernet_20as_20Bus_20Architecture
(1202 words)
|
|
| |
| | SCI activity at the University of Oslo |
| | As the bus is shared between more and faster processors, the bus itself soon becomes a bottleneck. | | | Research in the field of shared memory multiprocessing at the Department of Informatics ranges from formal methods to computer architecture. | | | The research group is interested in how multiprocessor software and hardware can be created, analyzed, run and maintained as well as possible. |
|
http://www.ifi.uio.no/~sci/uiosci.html
(232 words)
|
|
| |
| | X-bit labs - Print version |
| | RADEON 9800 SE with 128bit memory bus yields to its 256bit analogue in both cases: with and without overclocking-friendly modifications, despite the higher working frequencies of the graphics processor and memory its performance is strongly affected by the narrow 128bit memory bus. | | | For example, the modified ATI RADEON 9800 SE with 128bit memory bus failed to outperform the modified RADEON 9800 SE with 256bit memory bus, even despite the higher working frequencies of the VPU and memory of the former. | | | The fillrate and the graphics memory bus bandwidth are the No. 1 determinatives for the graphics cards results in this gaming application. |
|
http://www.xbitlabs.com/articles/video/print/ati-nvidia-roundup.html
(8221 words)
|
|
| |
| | Dual Independent Bus Architecture - Technical Background |
| | Because some instructions are dependent on data residing in cache or the main memory system, or simply take many clocks to execute, the Pentium II processor speculatively fetches and executes instructions that follow the long latency instruction in order to most efficiently use the processor core and the external busses. | | | The Pentium processor operates at a system bus frequency of 66.67MHz and is an 8-byte wide bus. | | | The Dynamic Execution architecture is a unique combination of multiple branch prediction, speculative execution, and data flow analysis. |
|
http://developer.intel.com/design/PentiumII/prodbref/dibtech.htm
(706 words)
|
|
| |
| | Geek.com Geek News - Intel bus architecture to compete with AMD's HyperTransport |
| | Intel's current shared bus architecture and off-chip memory access scheme have been outdated for years now, but in the next few years Intel promises to update its bus architecture. | | | Intel is taking its time in designing the CSI architecture because along with it they need an on-chip memory controller to match the memory controller in AMD64 chips. | | | Even so, it's hard to imagine that Intel is unable to implement the bus and memory controller architectures before the end of 2007, over two years away. |
|
http://www.geek.com/news/geeknews/2005Mar/bch20050303029422.htm
(2389 words)
|
|
| |
| | Apple - PowerPC G5 - Architecture |
| | The G5’s execution core is derived from IBM’s POWER architecture: two double-precision floating-point units, advanced branch prediction logic and a high-bandwidth frontside bus. | | | To that superscalar, superpipelined execution core, Apple and IBM added the Velocity Engine, so software that optimizes vector math routines will run on the Power Mac G5 without modification. | | | That’s why each G5 features two unidirectional 32-bit data paths: one traveling into the processor and one traveling from the processor, unlike previous designs. |
|
http://www.apple.com/g5processor/architecture.html
(647 words)
|
|
| |
| | PCI Expansion Bus Architecture |
| | And, in the future, PowerPC processor-based computers from IBM and Motorola will also use this bus architecture. | | | Currently, more than 200 vendors are producing PCI cards, and more than 500 cards are available for this bus architecture. | | | The majority of personal computers based on 80486 or Pentium processors already incorporate the PCI architecture. |
|
http://www.mug.jhmi.edu/mirrors/InfoAlley/0995/18/pci.html
(1001 words)
|
|
| |
| | Dual Independent Bus Architecture |
| | One of the major changes in Intel design processor is the Dual Independent Bus Architecture, System and Back Side Bus. | | | For example, if there was a cache miss on L1 cache, then processor send request to both Memory (through system bus) and L2 cache (through Back side bus). | | | If requested data is found in L2 cache then the request to Memory is ignored. |
|
http://carbon.cudenver.edu/~jcha/5593pres/sld006.htm
(112 words)
|
|
| |
| | Discontinued Support for Industry Standard Architecture (ISA) Bus |
| | PCI Express is now becoming the new bus standard that offers faster performance and a more robust implementation than PCI. | | | If you are an IHV or OEM who has a business dependency on the ISA capability, please provide feedback to pciesup@microsoft.com. | | | Currently, ISA capability is supported in Microsoft Windows Vista, Windows Server 2003, Windows XP, Windows 2000, and Windows Me. Microsoft has not identified any customer dependency on this capability. |
|
http://www.microsoft.com/whdc/system/bus/PCI/ISA-bus.mspx
(120 words)
|
|
| |
| | Simple one-bus CPU architecture |
| | Here is a simple one-bus architecture we'll use for most of our examples in this course. | | | Furthermore, the memory address appears directly in the instruction word, not in a subsequent word (perhaps the words are wider than 16 bits). | | | Data paths represented by the large arrows (namely, each arrow to or from the bus except for the ALU input, plus Z |
|
http://www.dgp.toronto.edu/people/ajr/258/notes/micro/one-bus.html
(301 words)
|
|
| |
| | Ace's Hardware |
| | In a Slot 1 system, the same local I/O bus must handle the I/O requests of the CPU, main memory, AGP, and PCI bus. | | | In the case of a multiprocessor system of two Alphas (or K7s) and more, it is important for the chipset to support SDRAM access greater than 64 bit. | | | Since the K7 and Alpha 21264 have such a great deal in common, let's see how the EV6 bus works together with the Alpha chip. |
|
http://www.aceshardware.com/read.jsp?id=62
(1666 words)
|
|
| |
| | StarFabric eases bus architecture |
| | In the case of an ATM device such as an access concentrator or edge switch, at the board level, many of these systems have network processors on every blade. | | | An ATM edge switch using traditional architectures would have every line card burdened by having a Layer 2 network processor and associated memory. | | | The PCI Industrial Computer Manufacturing Group recently ratified the PICMG 2.17 CompactPCI StarFabric Specification, which specifies how to implement StarFabric. |
|
http://www.networkworld.com/news/tech/2002/1021techupdate.html
(1351 words)
|
|
| |
| | Computer Subsystems - The internal bus architecture |
| | Below is a short sample of the essay "Computer Subsystems - The internal bus architecture". | | | Coursework and Essays: By Level: A2 and A-Level: Information Technology: Computer Subsystems - The internal bus architectur | | | If you sign up you could be reading the rest of this essay in under two minutes. |
|
http://www.coursework.info/i/26727.html
(260 words)
|
|
| |
| | ITworld.com - AMD names its next-generation bus architecture |
| | On AMD's drawing board for more than a year, HyperTransport Technology is a packet-based, uni-directional system bus that can deliver 24 times faster performance than current bus technologies, according to Charles Mitchell, a products strategy manager for Sunnyvale, Calif.-based AMD. | | | Mitchell said AMD designed HyperTransport Technology to increase the speed with which components within computing systems communicate with one another, and it "will work in anything from PCs, to routers, to game consoles." | | | Delay in changing chip making process could hurt AMD |
|
http://www.itworld.com/Comp/1986/IW010214hnhyper/page_1.html
(398 words)
|
|
| |
| | InfiniBand® Trade Association: Home |
| | The Integrator's List is designed to support data center managers, CIOs and other IT professionals with their planned deployments of InfiniBand architecture solutions. | | | The InfiniBand® Trade Association Integrators' List Program was launched in August 2003. | | | The list features products that have passed a suite of compliance and interoperability tests. |
|
http://www.infinibandta.org
(87 words)
|
|
| |
| | Information bus architecture (ala TIB) |
| | Previous: Palo Alto Collaborative Testbed Up: Example Agent Architectures and Implementations | | | No real reason to, except it does consolidate recipients of subscriptions.] |
|
http://www.cs.umbc.edu/kqml/kqmlspec/subsection3.11.4.html
(47 words)
|
|
| |
| | Energy Citations Database (ECD) - Energy and Energy-Related Bibliographic Citations |
| | Availability information may be found in the Availability, Publisher, Research Organization, Resource Relation and/or Author (affiliation information) fields and/or via the "Full-text Availability" link. | | | Energy Citations Database (ECD) Document #5108207 - Triple-bus architecture gains speed, versatility |
|
http://www.osti.gov/energycitations/product.biblio.jsp?osti_id=5108207
(67 words)
|
|
| |
| | Switch-based architecture vs. bus-based architecture |
| | Compaq breaks down the differences between switch-based and bus-based architectures -- the fundamental differences being that in a bus architecture, all CPUs share the same communications path to all of memory, and in a switch, multiple concurrent two-way communication paths exist between CPUs, and between CPUs and memory. | | | This white paper includes diagrams of each architecture. | | | To obtain Switch-based architecture vs. bus-based architecture go to: http://www.compaq.com/alphaser... |
|
http://whatis.techtarget.com/whitepaperPage/0,293857,sid5_gci836244,00.html
(66 words)
|
|
| |
| | EETimes.com - Judge rules on Rambus bus architecture |
| | In its suit, Rambus had asserted that "bus" was a generic term, and that its technology would work with any bus, and therefore the specific bus architecture used within chip designs was irrelevant. | | | In a pre-trial ruling, a judge has ruled that the Rambus bus architecture is new and different from that used in SDRAM. | | | In the pre-trial hearing phase, the two sides held what is called a Markman hearing before Judge Payne to argue whether the patents applied to the bus architectures used in modern DRAMs, or whether the Rambus memory components use a different bus architecture. |
|
http://www.eetimes.com/story/OEG20010316S0056
(1156 words)
|
|
| |
| | How Cyrix sees bus architecture The Register |
| | It also points to the problems involved in implementing level one and level two caches on microprocessors and contrasted integrated level two cache with external cache. | | | Thanks to JC for pointing us to the PDF file here. | | | The presentation contains clear diagrams which show the layout of typical frontside and traditional "backside" (ahem) architecture. |
|
http://www.theregister.co.uk/1999/04/30/how_cyrix_sees_bus_architecture
(169 words)
|
|
| |
| | at cambridge university... |
| | Will have to research bus schedules before parents come.... | | | Biked in at 9 this morning to work on architecture project. | | | After architecture, I went to the engineering library to find some information on structures, then headed to King's to retrieve Tina's keys. |
|
http://web.mit.edu/dchou/www/cu.html
(19892 words)
|
|
| |
| | Berlin - Wikitravel |
| | Check the Berlin route planner [2] (http://www.fahrinfo-berlin.de/fahrinfo/bin/query.exe/en?ld=bvgand) (in English) to get excellent maps and schedules for U-Bahn, Bus, S-Bahn and Tram or to print your personal journey planner. | | | It is one of the better examples of Nazi-era neoclassical architecture, and is still used for sporting events. | | | Although it's good to carry a map, in Berlin maps can be found at any U-Bahn station, and many Bus Stations, thus often eliminating the need to carry a map at all times. |
|
http://www.wikitravel.org/en/article/Berlin
(7208 words)
|
|
| |
| | Hitchhiking Through the South |
| | We asked our friend to take us to the bus station. | | | Soon it was time for our bus to arrive so walked across the street to the bus station. | | | This bar, like many other local public places, was segregated. |
|
http://www.mindspring.com/~bobby2/personal/south.html
(7384 words)
|
|
| |
| | Report Predicts RapidIO To Lead Bus Architecture Wars |
| | The global publication of record for High Performance Computing / August 29, 2003: Vol. | | | The value of RapidIO ports shipped is expected to total more than $400 million in 2007, versus an estimated $200 million for the competitive Advanced Switching interconnect architecture. | | | In its recently released report, the consulting firm Metz International predicts that RapidIO, the high performance embedded interconnect architecture, will lead the emerging bus architecture "wars" through the end of the decade. |
|
http://www.tgc.com/hpcwire/hpcwireWWW/03/0829/105821.html
(200 words)
|
|
| |
| | CoreConnect Bus Architecture Literature |
| | This white paper describes CoreConnect™ Bus Architecture, a 32-, 64-, 128-bit core on-chip bus standard that eases the integration and reuse of | | | This product brief describes CoreConnect™ Bus Architecture, a 32-, 64-, 128-bit core on-chip bus standard. | | | This Product Brief descibes the Processor Local Bus (PLB) and On-chip Peripheral Bus (OPB) Model Toolkits. |
|
http://www-306.ibm.com/chips/techlib/techlib.nsf/literature/CoreConnect_Bus_Architecture
(254 words)
|
|
| |
| | TechFest - Bus and I/O Standards |
| | Good Book:"PCI Hardware and Software: Architecture and Design" by Ed Solari (amazon.com) | | | Books and classes on various bus architectures (Mindshare) | | | VL Bus (VESA Local Bus/Video Electronics Standards Association) |
|
http://www.techfest.com/hardware/bus.htm
(162 words)
|
|
| |
| | bus on Encyclopedia.com |
| | Design a multi-DSP system with just one bus. | | | A network of bus lines links all parts of the United States; many small cities and towns which have lost rail service in recent years are served only by bus lines. | | | Making the move to serial buses: serial-bus architectures offer high performance and system scalability. |
|
http://www.encyclopedia.com/html/b1/bus-vehcl.asp
(687 words)
|
|
| |
| | U.S. Pregrant 20030022476 - Data bus architecture for integrated circuit devices having embedded dynamic random access ... |
| | This architecture is particularly advantageous for use in addressing data bussing problems inherent in integrated circuit devices having embedded DRAM with a large aspect ratio as well as a relatively large number of input/outputs (?I/Os?) which must be located along one narrow side of the memory. | | | A data bus architecture for integrated circuit embedded dynamic random access memory (?DRAM?) having a large aspect ratio (length to width ratio) which serves to reduce power requirements in the data path through the use of multiple metal layers to reduce capacitance on the data busses. | | | Data bus architecture for integrated circuit devices having embedded dynamic random access memory (DRAM) with a large aspect ratio providing reduced capacitance and power requirements |
|
http://cxp.paterra.com/uspregrant20030022476.html
(401 words)
|
|
| |
| | Update - Bus architecture |
| | The problems with PCI have now been long since rectified, and it is the de facto standard for all new PC's (it is in fact extremely hard to find a machine that is not PCI now!). | | | VL-Bus was a fairly short lived stop-gap solution to the problem presented by the bottleneck of the PC bus. | | | The Quickring bus developed by Apple has been abandoned in favour of PCI, and all of the Apple Power PC's use PCI. |
|
http://ibis.nott.ac.uk/guidelines/ch11/update-4.html
(108 words)
|
|
| |
| | Extension for the advanced microcontroller bus architecture (AMBA) page |
| | Extension for the advanced microcontroller bus architecture (AMBA) | | | a System оn a сhiр (SoC), comprising a arrangement bus (56), a high-speed functionaI bIock (51) operabIy connected to the arrangement bus (56), and a high-speed timepiece row (54) for applying a high-speed timepiece to the high-speed functionaI bIock (51). | | | Extension for the advanced microcontroller bus architecture (AMBA) page |
|
http://www.patentalert.com/docs/001/z00162410.shtml
(119 words)
|
|
| |
| | Ocote Soul Media: January 2004 Archives |
| | It is up to each of us to be models of new technology and new models of self-sufficiency. | | | There are pioneers doing non-toxic, earth-friendly architecture, fuels, transportation, health care, etc., as well as ancient methods, but there are too many industrialists who have suppressed these techniques. | | | When I tell people what I am doing, I see there eyes light up and at the same time an expression on their face forming like "This is too good to be true." If it were possible we'd be doing it already. |
|
http://www.antibalas.com/ocote/weblog/archives/2004_01.php
(3281 words)
|
|
| |
| | XT bus architecture -- Facts, Info, and Encyclopedia article |
| | It predates the 16-bit ISA architecture used on (Click link for more info and facts about IBM PC AT) IBM PC AT machines. | | | The XT bus has four (Click link for more info and facts about DMA) DMA channels, of which three are brought out to the expansion slots. | | | XT bus architecture -- Facts, Info, and Encyclopedia article |
|
http://www.absoluteastronomy.com/encyclopedia/x/xt/xt_bus_architecture1.htm
(175 words)
|
|
|
