|
| |
| | Instruction set - Wikipedia, the free encyclopedia |
 | | The set of opcodes for a particular ISA is also known as the machine language for the ISA. | | | An ISA is a specification of the set of all binary codes (opcodes) that are the native form of commands implemented by a particular CPU design. | | | "Instruction set architecture" is sometimes used to distinguish this set of characteristics from the microarchitecture, which is the set of processor design techniques used to implement the instruction set (including microcode, pipelining, cache systems, and so forth). |
|
http://www.wikipedia.org/wiki/Instruction_set
|
|
| |
| | Complex Instruction Set Computer - Wikipedia, the free encyclopedia |
| | A Complex Instruction Set Computer (CISC) is an instruction set architecture (ISA) in which each instruction can indicate several low-level operations, such as a load from memory, an arithmetic operation, and a memory store, all in a single instruction. | | | Implementing all these complex instructions also required a lot of work on the part of the chip designer, and a lot of transistors; this left less room on the processor to optimize performance in other ways. | | | The term was coined in contrast to Reduced Instruction Set Computer (RISC). |
|
http://wikipedia.lotsofinformation.com/wiki/index.php/CISC
|
|
| |
| | Chapter Five Instruction Set Architecture |
| | Instructions like "mov(ax, bx);" and "add(5, cx);" are human-readable representations of these instructions that we must first convert into machine code (that is, the binary representation of the instruction that the machine actually executes). | | | Intel studied their instruction set and came to the conclusion that in a 32-bit environment, programs were more likely to use eight-bit and 32-bit operands far more often than 16-bit operands. | | | The JMP instruction is an example of an unconditional jump instruction. |
|
http://webster.cs.ucr.edu/AoA/Linux/HTML/ISA.html
|
|
| |
| | What is the PDP-8 instruction set? |
| | The commonly used KRB instruction is the or of KCC and KRS. | | | Setting the halt bit in a skip instruction is a crude but useful way to set a breakpoint for front-panel debugging. | | | IOT instructions may be used to initiate data break transfers from block devices such as disk or tape. |
|
http://www.faqs.org/faqs/dec-faq/pdp8/section-3.html
|
|
| |
| | The Instruction Set |
| | Sets the instruction control state variable making it possible to turn on or off the execution of instructions and to regulate use of parameters set in the CVT program. | | | The magnitude of the move is specified, in a coded form, in the instruction. | | | This sequence of instructions is terminated with an EIF instruction. |
|
http://developer.apple.com/fonts/TTRefMan/RM05/Chap5.html
|
|
| |
| | SP0256 Instruction Set |
| | The instruction stream itself is processed as a sequence of bits, not bytes, and so instructions and their data blocks can start on any bit boundary. | | | On instructions that accept a repeat count, a repeat count of zero causes the instruction to not execute, which means that no data block follows the instruction in that case. | | | Ordinarily, there are no gaps between instructions, and so the machine largely behaves as a bit-aligned machine. |
|
http://spatula-city.org/~im14u2c/intv/tech/sp0256_instr_set.html
|
|
| |
| | VM Spec The Java Virtual Machine Instruction Set |
| | A Java virtual machine instruction consists of an opcode specifying the operation to be performed, followed by zero or more operands embodying values to be operated upon. | | | As a result of the execution of the instruction, value1 and value2 are popped from the operand stack and replaced by result value, which has been calculated by the instruction. | | | These instructions are intended to provide "back doors" or traps to implementation-specific functionality implemented in software and hardware, respectively. |
|
http://java.sun.com/docs/books/vmspec/2nd-edition/html/Instructions.doc.html
|
|
| |
| | 8086 Instruction Set |
| | A complete listing of all x86 instructions along with usage and encoding information can be found in the NASM Manual (852 KB). | | | Divide and multiply instructions are common exceptions to this rule. | | | The first operand of an instruction is also the destination if there is a resulting value. |
|
http://www.ee.byu.edu/class/ee425/base/labs/8086InstructionSet.html
|
|
| |
| | COE1502 (MIPS2000) Architecture Instruction Set |
| | Below can be found a listing of the MIPS R2000 Assembly Language instruction formats that we will be implementing in our COE1502 Microprocessor divided up by the type of instruction. | | | Each listing contains the proper syntax for use in SPIM or any other MIPS assembler, followed by a short description of what the instruction does and then the encoding of the instruction into a 32-bit binary value which will be the final format for our processor. | | | Save address of the next instruction in register 31 and then unconditionally jump to instruction at address stored in rs. |
|
http://www.cs.pitt.edu/~don/coe1502/Reference/InstructionSet.html
|
|
| |
| | Instruction set quick finder |
| | This FP instruction is required by IEEE (754-1985). | | | If, however, you are only interested in the instructions relating to programming under RISC OS, you may prefer to read the shorter quick finder document... | | | On the ARM7500FE, these FP instructions are provided by software. |
|
http://www.heyrick.co.uk/assembler/qfinder.html
|
|
| |
| | minimal instruction set |
| | Since instructions are always only 4 bits each, instructions are packed into "cells", as many as will fit (e.g., 3 instructions per 12 bit cells on some machines, or 4 instructions per 16 bit cell, 5 instructions per 20 bit cell, or 8 instructions per 32 bit cell on other machines. | | | The minimum number of mnemonics NM is 1: the "move" instruction used by TTA http://www.rdrop.com/~cary/html/computer_architecture.html#tta. | | | Starting with the elegant 27 instruction set for the "F21" Forth engine by Chuck Moore F21 STACK PROCESSOR CPU DESCRIPTION http://pisa.rockefeller.edu:8080/MISC/F21.specs, and eliminating instructions that could be emulated by (sometimes lengthy) combinations of the other instructions, David Cary managed to get a (very ugly) 16 instruction set. |
|
http://www.rdrop.com/~cary/html/minimal_instruction_set.html
|
|
| |
| | Merced Facts and Speculations |
| | VLIW is used to describe a processor instruction set implementing horizontal microcode. | | | The Intel application describes a processor, which is assumed to be Merced, that executes both x86 instructions and a second "64-bit instruction set," which is assumed to be IA-64. | | | CISC design supports high-level languages by providing "high-level" instructions such as procedure call and return, loop instructions such as "decrement and branch if non-zero" and complex addressing modes to allow data structure and array accesses to be compiled into single instructions. |
|
http://www.microprocessor.sscc.ru/Merced
|
|
| |
| | SPIM MIPS Simulator |
| | Earlier versions of spim (before 7.0) implemented the MIPS-I instruction set used on the MIPS R2000/R3000 computers. | | | The trap handler (exceptions.s) fails when the trapping instruction is in the delay slot of a branch or jump. | | | Fixed several bugs and missed optimization in computing immediate values in lw/sw instruction sequences. |
|
http://www.cs.wisc.edu/~larus/spim.html
|
|
| |
| | VIS Instruction Set |
| | The VIS Instruction Set is designed to accelerate processing of some algorithms by as much as 7 times, by performing up to 10 operations in parallel per cycle. | | | The VIS instruction set is a set of high performance SIMD instructions which are supported on all UltraSPARC processors. | | | Write VIS Instruction Set code directly in assembler at the lowest level. |
|
http://www.sun.com/processors/vis/index.html
|
|
| |
| | My-ESM - TeraGen architecture primes single engine for multiple instruction sets |
| | Further, a ROM could be set up to translate not an ISA but a set of hardware functions into POPs. | | | Those instructions, and the ability of the processor engine to schedule multiple instructions nearly simultaneously, are part of what TeraGen cofounder Don Sollers calls "the secret sauce" of the TeraGen approach. | | | In the TeraGen-based system, instruction streams for each of the emulated processors, plus commands and data for emulated peripherals, would all flow into the TeraGen scheduler, where each stream would be translated into POPs. |
|
http://www.ebnews.com/story/OEG19990125S0012
|
|
| |
| | Instruction-Set Simulation and Tracing |
| | Instruction handlers are dispatched using a table indexed by opcode; condition codes on the Z-80 emulator are computed by indexing a 2^16-entry table by both 8-bit operands. | | | For example, host instructions may be counted relatively easily for each of a variety of target instructions, and the counts are relatively isolated from the structure of the caches and microarchitecture. | | | Historically, it is difficult to distinguish between memory words that are used for instructions and those that are used for data; translating data as instructions may cause errors. |
|
http://www.xsim.com/bib/index1.d/Index.html
|
|
| |
| | Minimal Instruction Set Computers |
| | The term MISC refers to Minimal Instruction Set Computers in general, and to the chips designed by Chuck Moore at Computer Cowboys. | | | But it is not just he instruction set that has been minimized, much of the complexity in modern chips is gone. | | | With only 25 instructions MuP21 is a Minimal Instruction Set Computer. |
|
http://www.ultratechnology.com/misc.html
|
|
| |
| | RISC Architectures |
| | The instruction set is the hardware "language" in which the software tells the processor what to do. | | | It simplifies translation from the high-level language in which people program into the instruction set that the hardware understands, resulting in a more efficient program. | | | Surprisingly, reducing the size of the instruction set -- eliminating certain instructions based upon a careful quantitative analysis, and requiring these seldom-used instructions to be emulated in software -- can lead to higher performance, for several reasons: |
|
http://www.cs.washington.edu/homes/lazowska/cra/risc.html
|
|
| |
| | The TrueType instruction set |
| | When TrueType glyph outlines are rasterized, they are hinted using instructions contained in the font file. | | | The TrueType Instruction Set, Part 1 [Microsoft Word format] | | | The TrueType Instruction Set, Part 2 [Microsoft Word format] |
|
http://www.microsoft.com/typography/OTSPEC/ttinst.htm
|
|
| |
| | Shade |
| | This paper describes the capabilities, design, implementation, and performance of Shade, and discusses instruction set emulation in general. | | | Current implementations run on SPARC systems and, to varying degrees, simulate the SPARC (Versions 8 and 9) and MIPS I instruction sets. | | | To further improve performance, code which simulates and traces the application is dynamically generated and cached for reuse. |
|
http://www.cs.washington.edu/research/compiler/papers.d/shade.html
|
|
| |
| | MIPS-Lite Instruction Set Summary |
| | , the branch instruction is equivalent to a | | | The MIPS-Light ISA is a stripped down version of the MIPS R2000 ISA which is very close to the DLX ISA that is described in the textbook. | | | The main difference between MIPS-Light ISA and DLX ISA concerns the branch instructions. |
|
http://www.stanford.edu/class/ee282h/projects/info/isa.html
|
|
| |
| | PCWorld.com - Analysis: Intel and Apple--Apples and Oranges? |
| | The largest obstacle between Apple and Intel is the incompatibility between the two different chip architectures in their current products. | | | Software developed for one architecture does not run on the other architecture without a software emulator that usually slows performance dramatically. | | | Apple's Macintosh computers are based on the PowerPC instruction set developed by current Apple supplier IBM and former supplier Motorola. |
|
http://www.pcworld.com/resource/article/0,aid,120964,pg,1,RSS,RSS,00.asp
|
|
| |
| | PC Pro: News: ARM embeds new instruction set for 2.6 Linux kernel |
| | The ARMv6 Instruction Set Architecture uses new enhancements to the kernel that add features such as physical cache, application space identifiers (ASIDS) and the use of atomic operations. | | | ARM has also added support for ARMv6 Instruction Set Architecture to the tool set available to GNU/Linux developers in the GNU GCC | | | ARM embeds new instruction set for 2.6 Linux kernel 11:57AM |
|
http://www.pcpro.co.uk/news/news_story.php?id=55617
|
|
| |
| | Intel 80x86 Instruction Set |
| | This document contains general informations about the Intel 8086 family architecture and complete (I hope) instruction set of this processors up to 80486. | | | SCAS - Scan String (Byte, Word or Doubleword) | | | I rewrote the file intel.doc from the PC Games Programmers Encyclopedia 1.0 to a html format. |
|
http://library.n0i.net/hardware/intel80x86
|
|
| |
| | DLX Instruction Set |
| | Convert instructions: CVTx2y converts from type x to type y, where x and y are one of I(Integer), D(Double precision), or F(Single precision). | | | DP and SP compares: "__" may be LT, GT, LE, GE, EQ, NE; set comparison bit in FP status register. | | | Set conditional: "__"may be LT, GT, LE, GE, EQ, NE Control |
|
http://www.cs.iastate.edu/~prabhu/Tutorial/PIPELINE/DLXinstrSet.html
|
|
| |
| | SID |
| | SID defines a small component interface which serves to tightly encapsulate them. | | | Simulated systems may range from a CPU's instruction set to a large multi-processor embedded system. | | | Specifically, a simulation is comprised of a collection of loosely coupled components. |
|
http://sources.redhat.com/sid
|
|
| |
| | C500 Family - 8 Bit Microcontrollers from Siemens |
| | The goal of this "Architecture and Instruction Set Manual" is to summarize the basic architecture and functional characteristics of all members of the C500 microcontroller family. | | | Detailed information about the different versions of the C500 microcontrollers are given in the specific User's Manuals. | | | C500 Architecture and Instruction Set Manual - 1.3 MB (09.97) |
|
http://www.nalanda.nitc.ac.in/industry/appnotes/siemens/cdrom/siemens/www/hl_local/c500.htm
|
|
|
