|
| |
| | MIPS architecture - Wikipedia, the free encyclopedia |
 | | MIPS, for Microprocessor without interlocked pipeline stages, is a RISC microprocessor architecture developed by MIPS Computer Systems Inc. MIPS designs are used in SGI's computer product line, and have found broad application in embedded systems, Windows CE devices, and Cisco routers. | | | A more feature-rich MIPS emulator is available from the GXemul project (formerly known as the mips64emul project), which emulates not only the various MIPS III and higher microprocessors (from the R4000 through the R10000), but also emulates entire computer systems which use the microprocessors. | | | Among the manufacturers which made computer workstation systems using MIPS processors are SGI, MIPS Computer Systems, Inc., Olivetti, Siemens-Nixdorf, Acer, Digital Equipment Corporation, NEC, and DeskStation. |
|
http://en.wikipedia.org/wiki/MIPS_architecture
(3249 words)
|
|
| |
| | MIPS TAKES LEAD AS NUMBER ONE RISC ARCHITECTURE IDT |
| | The MIPS architecture, which is so broad-based that it spans supercomputing to consumer and embedded applications, is initially designed for the needs of high-performance computer systems from Silicon Graphics. | | | MIPS processors drive innovative computer systems from Silicon Graphics as well as advanced systems from Tandem, Siemens Nixdorf and others. | | | Fueling the demand for MIPS is the increasing need for high performance processors with advanced features to powera growing variety of new interactive digital consumer applications, including home video games, network computers, digital set top box receivers and hand-held personal computers. |
|
http://www.idt.com/?id=457
(709 words)
|
|
| |
| | Instruction Set Architecture - LinuxMIPS |
| | MIPS IV MIPS IV adds conditional moves and an inverse square root FPU instruction. | | | The MIPS instruction set is by far to complex to be covered on this page. | | | The DSP ASE is an optional extension to the MIPS32/MIPS64 release 2 instruction sets which can be used to accelerate a large range of "media" computations - particularly audio, since TV-resolution video is way beyond the power of general-purpose CPUs for the next few years. |
|
http://www.linux-mips.org/wiki/index.php/Instruction_Set_Architecture
(564 words)
|
|
| |
| | PMC-Sierra - MIPS Architecture History |
| | Along with the Berkeley RISC projects, the Stanford MIPS project was one of the first publicly known implementations of a Reduced Instruction Set Computer (RISC) architecture. | | | The resulting architecture and implementations are somewhat different from the original Stanford work. | | | Former employees from Intel, IBM, Motorola and Stanford started a company called MIPS Computer Systems in 1984 to design industrial strength microprocessors based on the Stanford research. |
|
http://www.pmc-sierra.com/mips-risc-processors-chips/history.html
(437 words)
|
|
| |
| | MIPS Architecture Enabling Growing List of Mobile Application Processors |
| | MIPS Technologies' customers may gain design flexibility through access to ISA licenses, optimized hard macros and synthesizable cores, which enable the optimization of silicon die area and power configurations to maximize battery life. | | | The MIPS instruction set offers 32-element register files (not 16, as with other architectures), which reduce the need to access embedded cache and main memory to retrieve data. | | | Additionally, MIPS Technologies' line of the industry's highest performing cores offer customers more system headroom, so future upgrades can be implemented in software easily and quickly. |
|
http://www.us.design-reuse.com/news/news8544.html
(951 words)
|
|
| |
| | MIPS Digital Media Extensions |
| | MIPS and its partners provide technology solutions to computer, consumer and embedded markets. | | | MIPS boosts its interactive digital media processing performance by combining a single instruction multiple data (SIMD) data path with an extended accumulator similar to those used in discrete DSP devices. | | | MIPS microprocessors power computer systems from a number of industry leaders, including Siemens Nixdorf AG, Silicon Graphics, Inc., Sony Corporation, Tandem Computers Inc., NEC Corporation, Inc., and others. |
|
http://bwrc.eecs.berkeley.edu/CIC/otherpr/enhanced_mips.html
(699 words)
|
|
| |
| | Amazon.com: MIPS Assembly Language Programming: Books: Robert Britton |
| | MIPS Assembly Language Programming offers students an understanding of how the functional components of modern computers are put together and how a computer works at the machine-language level. | | | An understanding of computer architecture needs to begin with the basics of modern computer organization. | | | Using the MIPS simulator allows students to observe the contents of the registers and memory change as their programs execute. |
|
http://www.amazon.com/exec/obidos/tg/detail/-/0131420445?v=glance
(1108 words)
|
|
| |
| | [No title] |
| | Architecture: all Version: 0.0.9-11-1 Depends: libglib-perl, libgtk2-perl, libgtk2-gladexml-perl, libxml-libxml-common-perl, libxml-libxml-perl, libxml-namespacesupport-perl, libxml-sax-perl, file, perl, liblocale-gettext-perl Recommends: tablix Suggests: gnuplot, imagemagick, xpvm, html2ps Filename: pool/main/g/gtablix/gtablix_0.0.9-11-1_all.deb Size: 231610 MD5sum: d22590fcab13498cd711a3db65122fa9 Description: graphical user interface for Tablix G-Tablix is a graphical user interface to Tablix, a timetable construction/optimization software. | | | Architecture: all Version: 0.39 Depends: make, bzip2, perl Filename: pool/main/d/dbs/dbs_0.39_all.deb Size: 23868 MD5sum: d5ee5427d5ffc72ae1727fff5b873063 Description: Allows Debian source packages with multiple patches DBS stands for Debian Build System and is an alternative approach for source packages which want to ship a pristine source and then apply patches to it. | | | Architecture: all Version: 0.2.2 Depends: perl Recommends: gnupg, libdigest-md5-perl, libdigest-sha1-perl, libproc-daemon-perl Filename: pool/main/d/debpool/debpool_0.2.2_all.deb Size: 51852 MD5sum: ac42b84d7348e494df1b885b0e6f1172 Description: pool-based Debian package archiver DebPool is a package archive maintenance utility designed with a goal of removing any dependency on code not shipped as part of the core Debian system. |
|
http://www.linux.org.uk/download/pub/distributions/debian/project/experimental/main/binary-mips/Packages
(11376 words)
|
|
| |
| | Exceptions and Interrupts for the MIPS architecture |
| | MIPS uses the first method (polled interrupts), so we'll implement exception handling that way. | | | Note: you will only be implementing a subset of the exception and interrupt functionality of the MIPS architecture. | | | In this unit, you will learn how to add interrupt and exception support to your multicycle CPU design. |
|
http://www.cs.pitt.edu/~don/coe1502/current/Unit4a/Unit4a.html
(1163 words)
|
|
| |
| | MIPS Architecture |
| | In this version of the MIPs processor, we keep instruction memory and data memory separate. | | | Unlike the Pico-computer the MIPs computer has several Buses connecting it’s components together. | | | The first section is the Program counter and the Instruction memory. |
|
http://www.massey.ac.nz/~mjjohnso/notes/59233/lect17.html
(475 words)
|
|
| |
| | SPIM MIPS Simulator |
| | Earlier versions of spim (before 7.0) implemented the MIPS-I instruction set used on the MIPS R2000/R3000 computers. | | | MIPS code from earlier versions of SPIM should run without changes, except code that handles exceptions and interrupts. | | | This document is for the original spim (pre-version 7.0), which simulated the MIPS-I architecture rather than MIPS32, and so differs in many minor aspects from the current version of spim. |
|
http://www.cs.wisc.edu/~larus/spim.html
(2289 words)
|
|
| |
| | www.phrack.org |
| | The branch displacement is set to 0x0101 (to avoid NULL bytes in the instruction) which is equivalent to a relative 1028 byte forward jump. | | | That way we can branch to architecture specific code depending on the platform our code is running on. | | | The code achieves that by using a series of bytes which execute differently on different architectures. |
|
http://www.phrack.org/show.php?p=57&a=14
(1925 words)
|
|
| |
| | MIPS Architecture |
| | Instructions that fetch values from memory, for example, take so long to execute that another instruction (that doesn't access memory) can be executed before the memory access completes. | | | Such instructions are called delayed loads; the loaded value doesn't become available right away. | | | In many cases, the compiler can rearrange the order of instructions in order to fill the delay slot with useful instruction. |
|
http://www.cs.duke.edu/~narten/110/nachos/main/node37.html
(248 words)
|
|
| |
| | Linux/MIPS HOWTO |
| | Linux/MIPS is a port of the widespread UNIX clone Linux to the MIPS architecture. | | | As these machines are not based on MIPS processors, and therefore not supported by the Linux/MIPS project, this document is the wrong place to search for information. | | | The difference is important because, unlike other systems, especially PCs, on MIPS the cache is architecturally visible and needs to be controlled by software. |
|
http://oss.sgi.com/mips/mips-howto.html
(8363 words)
|
|
| |
| | MIPS Architecture Animation |
| | This project consists of designing and implementing an animation process which illustrates the workings of SPIM, a MIPS simulator which is used for teaching computer architecture at first and second year level. | | | At present students have difficulty visualizing the relationship between the different components of the simulator, and how the workings of the system affect these components. | | | The student performing this project will design the interface and determine the best approach to convey the concepts in question to students. |
|
http://www.csse.monash.edu.au/packages/mips
(140 words)
|
|
| |
| | THE MIPS PROGRAMMER'S HANDBOOK |
| | A note from the authors: "As computer consultants providing software support for developers of MIPS-based embedded systems, we discovered that although there were a number of documents describing the hardware architecture, there was almost nothing available that described how the chip was programmed. | | | The authors focus on the instructions available to assembly-language programmers, rather than on the hardware-level instruction set documented in data books released by the vendors of the MIPS processor. | | | This book offers a hands-on view of the highly successful MIPS family of microprocessors, written especially for programmers developing system applications. |
|
http://www.carmel.com/mipsbook.html
(327 words)
|
|
| |
| | Geek.com Geek News - Chinese company copies MIPS architecture |
| | MIPS develops a unique repertoire with 12 unaligned memory access instructions. | | | Considerably more advanced than the Godson-1, it has a 64-bit architecture, four-way superscalar pipelines, dynamic branch prediction, out-of-order execution, and other powerful features. | | | Big deal, the R10k is a relatively simple processor, so making an R10k compatible processor is hardly extraordinary, and could be done with minimal knowledge of MIPS core implementation. |
|
http://www.geek.com/news/geeknews/2005Jul/bch20050726031526.htm
(3797 words)
|
|
| |
| | Embedded.com - Nucleus Edge DE supporting MIPS architecture |
| | SAN FRANCISCO — Accelerated Technology said Tuesday (July 19) that its Eclipse-powered Nucleus Edge software development environment is now available for the MIPS32 and MIPS64 architectures from MIPS Technologies. | | | In a statement issued by Accelerated Technology Tuesday, Russ Bell, vice president of marketing for MIPS Technologies, said the combination of MIPS architecture and the Nucleus Edge software environment would help designers exceed development objectives and deliver superior products. | | | According to Accelerated Technology (Mobile, Ala.), Nucleus software provides a tightly integrated development environment for developers using the 4K, 4KE, 5K and 24K core families for digital entertainment and multimedia applications |
|
http://www.embedded.com/showArticle.jhtml?articleID=166400741
(452 words)
|
|
| |
| | Accelerated Technology’s Nucleus EDGE Embedded Development Environment Supports MIPS Architecture |
| | For connectivity to MIPS Technologies' target markets, the Nucleus EDGE software supports the Meta Debug Interface (MDI) protocol, which allows additional support for the FS2 System Navigator and the MIPSsim Instruction Set Simulator (ISS), as well as the Macraigor Systems OCD family of EJTAG probes.Pricing and Availability | | | MOBILE, Ala., July 19, 2005 -Accelerated Technology, a Mentor Graphics division (Nasdaq: MENT), today announced that its Eclipse-powered Nucleus® EDGE software development environment is now available for the MIPS32® and MIPS64® architectures from MIPS Technologies. | | | With the Nucleus software, developers using the 4K®, 4KE™, 5K® and 24K® core families for digital entertainment and multimedia applications have a tightly integrated development environment in which to more quickly and easily build products to better meet market demand. |
|
http://www.mentor.com/company/news/nucleus_edge_mips.cfm
(810 words)
|
|
| |
| | Hughes standardises on MIPS architecture: News from MIPS Technologies |
| | Under the terms of this agreement, MIPS Technologies will provide HNS with advanced simulation tools in HNS' computing environments, which will significantly speed up the simulation and verification of highly complex system-on-chips (SoCs). | | | Worldwide projections show the number of digital set-top boxes will grow from 12.1 million in 2000 to 57.1 million in 2006, according to Jon Peddie, president of the research analysis firm Jon Peddie Associates. | | | Hughes standardises on MIPS architecture: News from MIPS Technologies |
|
http://www.electronicstalk.com/news/mip/mip106.html
(451 words)
|
|
| |
| | Re: GCC-4.1.0 size optimization bug for MIPS architecture... |
| | Re: GCC-4.1.0 size optimization bug for MIPS architecture... | | | It appears that functions > which are declared as 'inline' are being ignored and instead turned > into to function calls which is breaking the dynamic linker loader > for uClibc on MIPS. |
|
http://www.mail-archive.com/gcc@gcc.gnu.org/msg06858.html
(112 words)
|
|
| |
| | LynuxWorks' BlueCat Now Supports MIPS Architecture |
| | Supported architectures now include MIPS, Intel's Pentium®, XScale™ and x86 compatibles, ARM® family (including Thumb®; extensions), StrongARM®;, PowerPC®; (including PowerQUICC) and Hitachi SuperH. | | | "LynuxWorks' support for the MIPS architecture is a critical component of our Linux strategy," said Doug Agnew, product manager at LynuxWorks. | | | LynuxWorks BlueCat Linux and the MIPS architecture together provide a reliable cross-development platform for embedded developers creating products for markets such as office automation, communications, network management, digital consumer devices, and many others. |
|
http://www.lynuxworks.com/corporate/news/press/2001/041001b.php3
(539 words)
|
|
| |
| | 7.2 Case Study: Activation Records for the MIPS Architecture |
| | the factorial example for a concrete example of a function expressed in MIPS code. | | | Note also that, if you have a call to a function, you need to allocate 4 more bytes in the stack to hold the result. | | | In the following MIPS code we use both a dynamic link and a static link embedded in the activation records. |
|
http://lambda.uta.edu/cse5317/notes/node34.html
(541 words)
|
|
| |
| | AMD Licenses 64-bit MIPS architecture The Register |
| | Alchemy was best known for its development of high-performance, low-power 32-bit processor technologies based on the MIPS32 architecture, which it licensed from MIPS in 1999. | | | Advanced Micro Devices Inc has licensed MIPS Technologies Inc's MIPS64 Instruction Set Architecture. | | | The MIPS64 architecture will be used to develop 64-bit processors for the "Internet Edge Device" market currently targeted by the PCS group - essentially non-PC internet appliances. |
|
http://www.theregister.co.uk/2002/05/02/amd_licenses_64bit_mips_architecture
(314 words)
|
|
| |
| | Portable Design - Sarnoff offers H.264 video on MIPS architecture |
| | Software-only codecs are also available, optimized for the MIPS instruction set. | | | Included hardware-based accelerators may be implemented for maximum flexibility. | | | Pat Hays, vice president of engineering at MIPS Technologies, says that the addition of Sarnoff's codecs extends the functionality of MIPS-based products. |
|
http://pd.pennnet.com/Articles/Article_Display.cfm?Section=OnlineArticles&SubSection=Display&PUBLICATION_ID=21&ARTICLE_ID=240412
(440 words)
|
|
| |
| | EETimes.com - MIPS licenses architecture to SandCraft |
| | SANTA CLARA, Calif. — MIPS Technologies Inc. said Thursday (Oct. 28) that SandCraft Inc. has received a comprehensive intellectual property (IP) license to use the MIPS32 and MIPS64 processor architectures in its own processor designs. | | | SandCraft will develop MIPS32 and MIPS64 MIPS-based cores for use in the high-performance multimedia and digital convergence devices, such as digital set-top boxes, PDAs and interactive gaming systems, officials said. | | | Norman Yeung, president and chief executive officer of SandCraft, said the company's positive design experience with the 64-bit MIPS IV instruction set architecture was a factor in the decision. |
|
http://www.eetimes.com/story/OEG19991028S0041
(354 words)
|
|
| |
| | MIPS architecture reveals innovative features - 9/30/1999 - EDN |
| | Keep a lookout for the EDN Embedded Microprocessor Benchmarks Consortium (www.eembc.com) benchmark scores for a true measure of the architecture's performance. | | | The system interface of the new architecture is superset-compatible with IDT's RC5000 and recently introduced RC64574/575 microprocessors. | | | Integrated Device Technology (IDT) has unveiled the new 64-bit RISCore64600 MIPS architecture, which should help to boost the company back to the top of the performance spectrum among competing MIPS licensees. |
|
http://www.edn.com/article/CA46205.html
(402 words)
|
|
| |
| | Agilent Technologies - 577AK - Licensed access to MIPS architecture |
| | "The MIPS architecture offers our design teams excellent performance, flexibility and access to a wide range of optimized software solutions and tools," said James Stewart, vice president and general manager of Agilent's ASIC Products Division. | | | MIPS Technologies and Agilent Technologieshave announced that Agilent has licensed the MIPS32 4K, 4KE embedded processor core families, and the M4K and MIPS64 5Kc and 5Kf cores. | | | Agilent Technologies - 577AK - Licensed access to MIPS architecture |
|
http://www.ferret.com.au/articles/76/0c027d76.asp
(291 words)
|
|
| |
| | Lecture notes - MIPS architecture |
| | To do the equivalent of this on the Pentium, you would end up with something more like: mov eax, var1 add eax, var2 ; eax | | | The purpose of this is to give the flavor of how all architectures have been designed/specified since the early 1980s. | | | Sure, we add caches, but that only brings the average access time down for memory accesses. |
|
http://www.cs.wisc.edu/~smoler/x86text/lect.notes/MIPS.html
(370 words)
|
|
| |
| | MIPS architecture gets Windows CE boost |
| | Microsoft today touted a newly formed alliance with MIPS Technologies Inc., which is aimed at building smart-device momentum for the latter's MIPS-architecture processors running under Windows CE.NET. | | | Microsoft is getting the alliance off to a big start by hosting more than 50 executives from MIPS licensees today in Redmond, Wash., to talk about Windows CE and MIPS technology road maps and business strategies. | | | "The alliance will result in more MIPS processors being supported on Windows CE.NET," said Keith White, senior director of the Embedded and Appliance Platforms Group at Microsoft. |
|
http://www.windowsfordevices.com/news/NS9990144205.html
(297 words)
|
|
| |
| | Encyclopedia Search |
| | architectures were 32-bit implementations (generally 32 bit wide registers... |
|
http://www.encyclopedian.com/search.php?searWords=MIPS
(129 words)
|
|
| |
| | MIPS R10000 Architecture |
| | MIPS R10000 is the CPU used in SN0 systems. | | | Can fetch and decode four instructions per clock cycle |
|
http://www.cs.utk.edu/~dongarra/WEB-PAGES/perf_opt1/tsld012.htm
(26 words)
|
|
| |
| | Main Page - LinuxMIPS |
| | Linux/MIPS is a port of Linux (http://www.linux.org) to the MIPS architecture. | | | 2005-07-04 Qemu 0.7.1 now has initial MIPS support. | | | This page was last modified 01:59, 12 Mar 2006. |
|
http://www.linux-mips.org
(133 words)
|
|
| |
| | mips_architecture - OneLook Dictionary Search |
| | Tip: Click on the first link on a line below to go directly to a page where "mips architecture" is defined. | | | We found one dictionary with English definitions that includes the word mips architecture: |
|
http://www.onelook.com/?w=mips_architecture&loc=resrd
(71 words)
|
|
|
