|
| |
| | Parallel computing - Wikipedia, the free encyclopedia |
 | | The term parallel processor is sometimes used for a computer with more than one processor, available for parallel processing. | | | Parallel computing is the simultaneous execution of the same task (split up and specially adapted) on multiple processors in order to obtain faster results. | | | The processors may either communicate in order to be able to cooperate in solving a problem or they may run completely independently, possibly under the control of another processor which distributes work to the others and collects results from them (a "processor farm"). |
|
http://en.wikipedia.org/wiki/Multi-processor
(1067 words)
|
|
| |
| | Binary tree parallel processor - Patent 4860201 |
| | While the time required to answer a single query in the parallel processor is comparable to that in a serial computer, queries can sometimes be processed in pipeline fashion in the parallel processor while they cannot be in the serial computer. | | | The results are then combined in parallel by log.sub.2 N repetitions of the operator b, first performing b computations on N/2 adjacent pairs of processors, the b computations on N/4 pairs of results of the first set of computations and so on until a single result is obtained. | | | The complexity of this operation in the parallel processing environment is computed as follows. |
|
http://www.freepatentsonline.com/4860201.html
(15501 words)
|
|
| |
| | The History of the Development of Parallel Computing |
| | The processor is used as a component in MIT's Alewife multiprocessor. | | | The Parallel Virtual Machine (PVM) project is started to develop software needed to use heterogeneous distributed computers. | | | The difficulty of programming parallel computers in imperative languages is cited as one argument against them. |
|
http://ei.cs.vt.edu/~history/Parallel.html
(8803 words)
|
|
| |
| | HITACHI SR2201 Massively Parallel Processor |
| | Transition to parallel processing is facilitated by a flexible program development environment that includes HPF(High Performance Fortran), which enables parallel programs to be written as a natural extension to existing sequential programs, and a matrix calculation line library with parallel processing compatibility. | | | The number of processors can be expanded from several tens to several thousand, enabling system configuration to be optimized for each task. | | | The SR2201 can be configured with the kind of flexibility that is only possible with a parallel computer, with a choice of processing units ranging from 32 to 2,048 (High-end model),and ranging from 8 to 64 (Compact model) that ensure that all users' computing requirements can be met. |
|
http://www.hitachi.co.jp/Prod/comp/hpc/eng/sr1.html
(670 words)
|
|
| |
| | Linux Parallel Processing HOWTO |
| | By having each processor output a datum as a side-effect of reaching a barrier, it is possible to have the communication hardware return a value to each processor which is an arbitrary function of the values collected from all processors. | | | The PAPERS (Purdue's Adapter for Parallel Execution and Rapid Synchronization) project, http://garage.ecn.purdue.edu/~papers/, at the Purdue University School of Electrical and Computer Engineering is building scalable, low-latency, aggregate function communication hardware and software that allows a parallel supercomputer to be built using unmodified PCs/workstations as nodes. | | | Attached processors are essentially special-purpose computers that are connected to a host system to accelerate specific types of computation. |
|
http://www.ibiblio.org/pub/Linux/docs/HOWTO/other-formats/html_single/Parallel-Processing-HOWTO.html
(17276 words)
|
|
| |
| | Introduction to Parallel Programming |
| | Processor arrays - single instruction is issued and all processors execute the same instruction, operating on different sets of data. | | | Parallel strategy: break the loop into portions which can be executed by the processors. | | | There are many methods of programming parallel computers. |
|
http://www.mhpcc.edu/training/workshop/parallel_intro/MAIN.html
(4272 words)
|
|
| |
| | PARALLEL PROCESSOR - Definition |
| | A computer with more than one central processing unit, used for parallel processing. |
|
http://www.hyperdictionary.com/computing/parallel+processor
(13 words)
|
|
| |
| | Parallel digital processor - Patent 4901224 |
| | With the system as thus far described, the parallelism in operation depends largely on the degree of parallelism in the problem being solved and is achieved at the expense of less efficient memory usage. | | | Parallel processor systems with dynamic configurations have been proposed, as for example, the Blue Chip project at Purdue University. | | | A parallel processor according to claim 16 wherein said program sequencer during said output mode normally returns data to the same row of said main memory as used during the prior input mode but can return data to other rows offset therefrom in accordance with received instructions. |
|
http://www.freepatentsonline.com/4901224.html
(9370 words)
|
|
| |
| | High-Tech Dictionary Definition |
| | A computer that has more than one central processing unit, and can be used for parallel processing.Also called a parallel computer. |
|
http://www.computeruser.com/resources/dictionary/definition.html?lookup=4110
(21 words)
|
|
| |
| | Avalanche Scalable Parallel Processor Project |
| | Toward this end, we are developing a memory architecture that tightly integrates the processor, the entire memory hierarchy, and the interconnect fabric. | | | The goal of the Avalanche project is to enable the construction of usable and truly scalable parallel computing platforms that are not exorbitantly expensive, yet are still capable of achieving peta-op performance levels. | | | Low communication latency is the key to achieving performance scalability for both of the common parallel computation models, namely Message Passing and Distributed Shared Memory. |
|
http://www.cs.utah.edu/projects/avalanche
(242 words)
|
|
| |
| | The Massively Parallel Processor - The MIT Press |
| | This system with its massively parallel hardware and advanced software is on the cutting edge of parallel processing research, making possible AI, database, and image processing applications that were once thought to be inconceivable. | | | The development of parallel processing, with the attendant technology of advanced software engineering, VLSI circuits, and artificial intelligence, now allows high-performance computer systems to reach the speeds necessary to meet the challenge of future complex scientific and commercial applications. | | | The massively parallel processor represents the first step toward the large-scale parallelism needed in the computers of tomorrow. |
|
http://mitpress.mit.edu/catalog/item?tid=10440&ttype=2
(187 words)
|
|
| |
| | BDTI - Texas Instruments TMS320C8x |
| | Each Parallel Processor is capable of up to three accesses per instruction cycle: one 64-bit instruction fetch, one local 32-bit data read or write, and one global 32-bit data read or write. | | | The Master Processor is capable of up to two accesses per instruction cycle: one 32-bit instruction fetch, and one 64-bit data read or write. | | | The multiple processors on the TMS320C8x have individual instruction caches and execute independently of each other. |
|
http://www.bdti.com/procsum/tic80.htm
(833 words)
|
|
| |
| | Parallel associative processor system (EP0485690B1) |
| | Multiprocessor parallel computing systems and a byte serial SIMD processor parallel architecture is used for parallel array processing with a simplified architecture adaptable to chip implementation in an air cooled environment. | | | The present invention relates generally to a parallel processing system and particularly to a byte serial SIMD processor parallel architecture and the system and methods for parallel array processing with a simplified architecture adaptable to chip implementation in an air cooled environment. | | | A partitionable section of the array containing several processing units are contained on a silicon chip arranged with "Picket"s, an element of the processing array preferably consisting of combined processing element with a local memory for processing bit parallel bytes of information in a clock cycle. |
|
http://www.delphion.com/details?pn=EP00485690B1
(485 words)
|
|
| |
| | Parallel processor for consumer media devices: News from Opal Group |
| | This combination of processor technology delivers the performance that developers need to implement the mathematical functions for standards implementation, while retaining the flexibility to customise digital media services. | | | The company's architectural approach combines the implementation simplicity, high performance and immense scalability of the SIMD (single instruction operating on multiple data) computational model, with the natural manner of associative processing to manipulate data in a variety of abstract ways. | | | Media processing applications such as information gateways, speech recognition or image processing systems can thus migrate from an integrated fixed function set of devices into a flexible software implementation. |
|
http://www.electronicstalk.com/news/opa/opa100.html
(621 words)
|
|
| |
| | Citations: Design of a massively parallel processor - Batcher (ResearchIndex) |
| | and the J Machine from MIT [60] The performance of a parallel computer is largely dependent on the performance of its communication network, making the development of efiicient routing algorithms critical, see [33] for an example of such an algorithm. | | | One of the drawbacks of the mesh stems from its large computational diameter which makes the mesh architecture less attractive in non spatially organized contexts where the computation involves data items spread over processing elements far apart [21] A popular solution to this problem is to.... | | | Parallel computers often have mesh or torus interconnection networks for efiiciency, examples include the MPP from Goodyear Aerospace |
|
http://citeseer.ist.psu.edu/context/40653/0
(2924 words)
|
|
| |
| | Geek.com Geek News - Mitrionics receives funding for super-parallel soft processor |
| | This malleability is the basis of the Mitrion processor, which modifies the FPGA logic in order to most efficiently process the task. | | | A "soft-processor" is one that is designed for implementation in Programmable Logic Chips (PLCs) such as Field-Programmable Gate Arrays (FPGAs), as opposed to hard processors, which are printed onto silicon dies. | | | FPGAs can be programmed to perform complex tasks in hardware, tasks that could otherwise require dozens of CPU instructions to complete. |
|
http://www.geek.com/news/geeknews/2005May/bch20050519030550.htm
(455 words)
|
|
| |
| | parallel processor - OneLook Dictionary Search |
| | parallel processor : Free On-line Dictionary of Computing [home, info] | | | parallel processor : Dictionary of Computing and Digital Media [home, info] | | | parallel processor : FOLDOP - Free On Line Dictionary Of Philosophy [home, info] |
|
http://onelook.com/cgi-bin/cgiwrap/bware/dofind.cgi?word=parallel+processor
(105 words)
|
|
| |
| | Beefy parallel processor packs 128 cores |
| | Although the 32-bit processor at each processing node is proprietary, it is a full-featured device with an instruction set running to about 70 instructions. | | | While these processors are operating other tasks may be starting elsewhere in the array. | | | Salisbury said the XPP can, in theory, be set up to transfer data between any two processors in an array, using a system of virtual communications channels based on the passage of packets between processors. |
|
http://www.us.design-reuse.com/news/news1193.html
(1329 words)
|
|
| |
| | What is scalable parallel processor? - A Word Definition From the Webopedia Computer Dictionary |
| | Abbreviated as SPP, a computer that utilizes parallel processing that can be upgraded by adding more CPUs to it, effectively increasing its computing power. | | | Quatech: Parallel Port PCMCIA Cards - Provides a true parallel port that works with any hardware or software requiring an EPP or standard parallel interface. | | | The CRPC is one of the National Science Foundation's 25 Science and Technology Centers and offers this home page with links to information on research areas, knowledge and technology transfer programs, education and outreach, technical publications, and media resources. |
|
http://www.webopedia.com/TERM/S/scalable_parallel_processor.html
(187 words)
|
|
| |
| | The AIS-5000 Parallel Processor |
| | The AIS-5000 is a commercially available massively parallel processor which was designed to operate in an industrial environment. | | | A virtual two-dimensional model for programming image-based algorithms for the system is also presented. | | | The processing elements are arranged in a one-dimensional chain that, for computer vision applications, can be as wide as the image itself. |
|
http://csdl2.computer.org/persagen/DLAbsToc.jsp?resourcePath=/dl/trans/tp/&toc=comp/trans/tp/1988/03/i3toc.xml&DOI=10.1109/34.3897
(471 words)
|
|
| |
| | SurfWax: News, Reviews and Articles On Parallel Processor |
| | The Cray XT3 Supercomputer is the third generation massively parallel processor (MPP) system from Cray -- purpose-built to offer scientists and engineers a high performance computing system that delivers exceptional sustained... | | | At that time, it was rated as the 60th-fastest computer in the world. | | | Bob Lucas, from the Information Sciences Institute at the University of Southern California, said the power of the SPP J9 is currently using, a computer about the size of a... |
|
http://news.surfwax.com/tech/files/Parallel_Processor.html
(663 words)
|
|
| |
| | Citations: The Monarch Parallel Processor Hardware Design - Rettberg, Crowther, Carvey, Tomlison (ResearchIndex) |
| | Design and Evaluation of the Hamal Parallel Computer - Grossman (2002) | | | for examples) Each processor in such machines has fast access to its local memory which is part of the common address space but has much slower access to any remote memory (which is the local memory of another processor) Further, each processor has a private cache whose access is even faster. | | | The main problem with multistage networks is the high latency that they introduce every memory access must traverse a number of stages that is logarithmic in the number of processors. |
|
http://citeseer.ist.psu.edu/context/106828/0
(2764 words)
|
|
| |
| | Parallel Processor Scheduling |
| | Automatic, runtime selection of processor allocations is important because many parallel applications exhibit peak speedups at allocations that are data or time dependent. | | | Using a set of 10 applications that includes both hand-coded parallel programs and compiler-parallelized sequential programs, we show that our runtime system can reliably determine dynamic allocations that match the best possible static allocation, and that it has the potential to find dynamic allocations that outperform any static allocation. | | | We give measurements for both hand-coded parallel programs (from the SPLASH benchmark suites) and compiler-parallelized programs (from the PERFECT Club suite) running on a KSR-2 shared-memory multiprocessor. |
|
http://www.cs.rutgers.edu/~tdnguyen/pubs/pps.abstract.html
(896 words)
|
|
| |
| | 2400-MFLOPS Reconfigurable Parallel VLSI Processor |
| | which is about 180 times faster than the latency of a parallel processor approach using general-purpose microprocessors. | | | In each PE, a switching hardware is used to change the connection between the multipliers and the adders, so that the multiply-adders with a desired numbers of multipliers can be constructed. | | | which is about 60 times faster than the latency of a parallel processor approach using conventional DSPs. |
|
http://www.bridgeport.edu/~risc/html/proj/introb/node28.html
(325 words)
|
|
| |
| | Using a Massively Parallel Processor to Solve Large Sparse Linear Programs by an Interior-Point Method |
| | Using a Massively Parallel Processor to Solve Large Sparse Linear Programs by an Interior-Point Method: SIAM Journal on Scientific Computing Vol. | | | We describe a strategy that uses a serial "front-end" computer to carry out the sparse part of the elimination and a massively parallel processor to complete the elimination on the dense block. | | | parallel computation, linear programming, large-scale optimization, interior-point methods |
|
http://epubs.siam.org/sam-bin/dbq/article/27208
(226 words)
|
|
| |
| | EETimes.com - NEC image processor runs 50.2 giga-operations per second |
| | The processor was intended as an improvement over existing approaches to image recognition, including the use of general-purpose processors, DSPs, ASICs or FPGAs. | | | TOKYO — NEC Corp. has developed a single-chip parallel processor dedicated to image recognition. | | | The software is written in C. "Even described by the high-level language, not assembler, the processor can realize high performance," Okazaki said. |
|
http://www.siliconstrategies.com/story/OEG20030210S0059
(858 words)
|
|
| |
| | ChiefDelphi Forums - Parallel Processor |
| | Your problem isn't the speed of the processor, but the structure of your program. | | | My team (1414) is thinking of using parallel processing but we need some outside input, does anybody have any experience wiht parallel processors and what is best? | | | This leaves you plenty of processor time for your arm feedback algorithms. |
|
http://www.chiefdelphi.com/forums/showthread.php?t=30896
(1914 words)
|
|
| |
| | U.S. patent for parallel processor on a chip |
| | This patent is the fifth in the instruction level parallel processing area for CPU TECH. | | | One of the benefits of this invention is that decision trees can be processed in 1/100th of the time. | | | Utilizing its technology, the company creates large scale system models of entire aerospace, automotive and general computing systems. |
|
http://www.cputech.com/articles/hoise.htm
(138 words)
|
|
| |
| | WWW Computer Architecture Page |
| | AntiWorm Software Package based on Parallel Bloom filters for Intel IXP Network Processors | | | SPDSEC 2002 - Workshop on Hardware/Software Support for Parallel and Distributed Scientific and Engineering Computing | | | MEDEA 2002 - Workshop On Chip Multiprocessors: Processor Architecture and Memory Hierarchy Related Issues |
|
http://www.cs.wisc.edu/~arch/www
(902 words)
|
|
| |
| | Dictionary.com/parallel processor |
| | A computer with more than one central processing | | | The Free On-line Dictionary of Computing, © 1993-2005 Denis Howe | | | HighBeam Research - 32 million documents from leading publications |
|
http://dictionary.reference.com/search?q=parallel%20processor
(45 words)
|
|
| |
| | NEC Unveils Industry's First Mobile Phone Application Processor with Parallel Processing Capabilities |
| | Compatibility with software previously used with single-CPU application processors minimizes development time. | | | Newsletter Print Email Font size: - N + | | | - Includes NEC Electronics' proven digital signal processor (DSP), with industry-leading sales of more than 160 million units in Japan, which allows optimal processing of multimedia applications via software. |
|
http://www.physorg.com/news1344.html
(667 words)
|
|
| |
| | Texas Instrument - Aladdin Parallel Processor |
| | The benchmark mainframe computer selected by TI was the Cray X-MP weighing 2000 pounds, consuming 75 cubic feet of space, with processor performance of 30 MIPS/400 MIPS. | | | The processor is considered as an ultra-high-performance, high density parallel processor. | | | The type of circuits used in the design of this system are: |
|
http://www.eleceng.adelaide.edu.au/Personal/alsarawi/node55.html
(280 words)
|
|
| |
| | The Book |
| | From here, the text moves to include a detailed presentation of pipelined processor design, the effects of cache on processor performance, and the effects of memory design decisions on processor and cache configurations. | | | On-line Processor Design Tools are available to supplement exercises within the textbook. | | | For instructors, a partial solution set is available in PS or PDF formats. |
|
http://umunhum.stanford.edu/book.html
(240 words)
|
|
| |
| | Advanced Distributed and Parallel Systems |
| | Welcome to the Advanced Distributed and Parallel Systems Laboratories...Welcome to the Advanced Distributed and Parallel Systems Laboratories....Welcome to the Advanced Distributed and Parallel Systems Laboratories... | | | PQPpfB Processor on FPGA home page was partially published for public | | | New Article about Parallel Queue Processor released, Read Article, Author Prof. |
|
http://www.sowa.is.uec.ac.jp
(68 words)
|
|
| |
| | minduploading.org News: Massively Parallel Processor on a Chip |
| | Their first implementation allows 128 individual processors to exist on a single chip. | | | Subject: minduploading.org News: Massively Parallel Processor on a Chip | | | minduploading.org News: Massively Parallel Processor on a Chip |
|
http://www.leitl.org/murg1/msg01673.html
(157 words)
|
|
| |
| | UCSC Kestrel Parallel Processor |
| | Kestrel is a Research Project at the University of California, Santa Cruz. | | | We have built a custom VLSI parallel processor. |
|
http://www.soe.ucsc.edu/research/kestrel
(70 words)
|
|
| |
| | Massively Parallel Processors |
| | Next: The issue of Up: Application-Software for Supercomputers Previous: Parallel Vector Processors |
|
http://www.top500.org/reports/1994/Software/node3.html
(110 words)
|
|
|
