|
| |
| | Processor architecture - definition of Processor architecture in Encyclopedia |
 | | For example, the processor may be retrieving the operands for the next instruction while calculating the result of the current one. | | | In the early 1990s, a significant innovation was to realize that the coordination of a multiple-ALU computer could be moved into the compiler, the software that translates a programmer's instructions into machine-level instructions. | | | Such techniques are limited by the degree of instruction level parallelism (ILP), the number of non-dependent instructions in the program code. |
|
http://encyclopedia.laborlawtalk.com/Processor_architecture
(5802 words)
|
|
| |
| | Simulation/evaluation environment for a VLIW processor architecture |
| | The design of a new computer architecture and its associated compiler, or a new implementation of an existing architecture, is a complex process. | | | Since a VLIW processor is characterized by having many functional units, the execution of an instruction pair as two separate instructions might not be detrimental as long as the pair is not in the critical path of the program (neglecting penalties arising from having larger code size). | | | The instructions executed simultaneously by an in-order issue superscalar processor are determined by the way in which instructions are placed in a program (that is, by the compiler or programmer), whereas an out-of-order processor discovers those instructions while the program is being executed. |
|
http://www.research.ibm.com/journal/rd/413/moreno.html
(8020 words)
|
|
| |
| | The PC Technology Guide |
| | CISC(complex instruction set computer) is the traditional architecture of a computer, in which the CPU uses microcode to execute very comprehensive instruction set. | | | Sceptics note that by making the hardware simpler, RISC architectures put a greater burden on the software - RISC compilers having to generate software routines to perform the complex instructions that are performed in hardware by CISC computers. | | | When the Hungarian born John von Neumann, first suggested storing a sequence of instructions - that's to say, a program - in the same memory as the data, it was a truly innovative idea. |
|
http://www.pctechguide.com/02procs.htm
(532 words)
|
|
| |
| | ARM architecture -- Facts, Info, and Encyclopedia article |
| | The ARM2 featured a 32-bit data bus, a 26-bit address space and 16 32-bit ((computer science) memory device that is the part of computer memory that has a specific address and that is used to hold information of a specific kind) registers. | | | The first processor with Jazelle technology was the ARM926EJ-S: Jazelle being denoted by the 'J' in the CPU name. | | | Another unique feature of the instruction set is the ability to fold shifts and rotates into the "data processing" (arithmetic, logical, and register-register move) instructions, so that, for example, the C statement "a += (j |
|
http://www.absoluteastronomy.com/encyclopedia/a/ar/arm_architecture2.htm
(1617 words)
|
|
| |
| | EETimes.com - Cisco taps processor array architecture for NPU |
| | Nor was it viable to create a unique architecture based on a proprietary NPU-on-steroids, a reconfigurable computing engine based on programmable logic or anything similarly speculative. | | | A pipelined architecture was perhaps the most obvious approach to achieving high speed and minimizing instruction memory issues. | | | So the team decided that each packet would be fed into a small cluster of identical processors, which would handle all the computations on a packet and then pass it on. |
|
http://www.eet.com/showArticle.jhtml?articleID=26806315
(1329 words)
|
|
| |
| | [No title] |
| | Everything on this processor is stripped down to the bare minimum, so don't expect a ton of VMX performance out of it, and definitely not anything comparable to the G5. | | | This is a perfectly good characterization, but I'd take it even further and call Cell a "network on a chip." As I described yesterday, the Cell's eight SPUs are essentially full-blown vector "computers," insofar as they are fairly simple CPUs with their own local storage. | | | In today's session, IBM introduced the overall architecture of the Cell processor. |
|
http://arstechnica.com/articles/paedia/cpu/cell-2.ars
(632 words)
|
|
| |
| | A Minimal TTL Processor for Architecture Exploration |
| | The PISC is a processor constructed from discrete TTL logic, which illustrates the operation of both hardwired and microcoded CPUs. | | | The study of computer architecture is often an abstract, paper exercise. | | | The Pathetic Instruction Set Computer is a model processor constructed entirely of discrete logic, illustrating the principles of both hardwired and microprogrammed CPUs. |
|
http://www.zetetics.com/bj/papers/piscedu2.htm
(2083 words)
|
|
| |
| | [No title] |
| | Instructions make their way from the cache to the front end and down through the execution engine, which is where the actual work of number crunching gets done. | | | One useful division that computer architects use when talking about CPUs is that of "front end" vs. "back end" or "execution engine." When instructions are fetched from the cache or main memory, they must be decoded and dispatched for execution. | | | Before we talk about the two processors in detail, it might help to review a few basics of processor design. |
|
http://arstechnica.com/articles/paedia/cpu/p4andg4e.ars/1
(934 words)
|
|
| |
| | Intel(R) Itanium(R) Processor Manuals |
| | The Intel&; Itanium&; and Itanium 2 processors are based on the Intel Itanium architecture. | | | The Intel&; Itanium&; 2 Processor Reference Manual for Software Development and Optimization describes microarchitectural details of the Intel Itanium 2 processor, including cache hierarchies, memory management, and instruction execution latencies. | | | Intel Itanium architecture processors have been designed from the ground up to meet the increasing demands for high availability, scalability and performance needed for high-end enterprise and technical computing applications. |
|
http://developer.intel.com/design/itanium/manuals.htm
(273 words)
|
|
| |
| | Chip Architect: AMD's Next Generation Micro Processor's Architecture |
| | Processor configured to generate lookahead results from operand collapse unit and for inhibiting receipt/execution of the first instruction based on the lookahead result | | | In some cases the result of the branch prediction is effectuated several cycles after the instructions are loaded from the level 0 cache: The "forward collapse unit" that is some 3 stages further down the line handles short forward branches where the branch and the destination address in the same "run" of code. | | | The Level 0 cache simultaneously provides the code that has to executed when a conditional branch is taken as well as the code that has to be executed if the branch is not taken. |
|
http://www.chip-architect.com/news/2001_10_02_Hammer_microarchitecture.html
(3279 words)
|
|
| |
| | A C/C++ XSLT Processor Architecture Optimized for Application Development. |
| | The result is a unique architecture which allows software developers to customize the XSLT processor simply by plugging in a set of callback routines. | | | A C/C++ XSLT Processor Architecture Optimized for Application Development. | | | The XSLT processor reads and writes text based input or output XML documents through these callbacks. |
|
http://www.gca.org/papers/xmleurope2001/papers/html/s28-3.html
(3463 words)
|
|
| |
| | ipedia.com: Process (computing) Article |
| | At this level of programming, the registers are the lowest-level resource, and the program values must be loaded from memory into the registers, which are first re-set, and then loaded. | | | If a task is suspended, then it is eligible for swapping to disk, similarly to residence in virtual memory, where blocks of memory values are really on disk and not in physical memory. | | | These steps occur at the clock rate of the CPU and depend on the processor architecture. |
|
http://www.ipedia.com/process__computing_.html
(385 words)
|
|
| |
| | SPARC - a Whatis.com definition - see also: Scalable Processor Architecture |
| | SPARC (Scalable Processor Architecture) is a 32- and 64-bit microprocessor architecture from Sun Microsystems that is based on reduced instruction set computing (RISC). | | | Reduce the number of instructions that the processor has to perform to a minimal number (one idea of RISC is that a complex instruction in a conventional computer can be reduced to a series of simpler operations, requiring a simpler architecture and a more compact microprocessor) | | | Although the idea of RISC is sometimes attributed to IBM's John Cocke, Sun Microsystems was the first to provide a microprocessor that exploited it for the workstation market and it's possible to say that, together with Unix, SPARC created the workstation market. |
|
http://whatis.techtarget.com/definition/0,,sid9_gci213701,00.html
(365 words)
|
|
| |
| | EETimes.com - IBM, Sony, Toshiba team on processor architecture for broadband |
| | The problem with current network equipment such as servers, routers and switchers, he contended, is that they are based on computer architectures that date back to the 1950s. | | | The companies expect the scalable architecture to form the beating heart of a bottleneck-free broadband network, propelling the partners to commercial leadership in systems able to handle video, 3D images, speech recognition, interactive gaming and new user interfaces. | | | Davari said today's personal computer processor architectures have evolved over the years. |
|
http://www.eetimes.com/story/OEG20010313S0113
(1469 words)
|
|
| |
| | TechOnLine - A Next Generation Multiple Processor Architecture for Real-Time DSP |
| | However, blindly following multiple processor architectural techniques which have worked for general computing problems with no real-time operational constrains can however be quite hazardous to a development project. | | | However, it is clear that a true test of the "preferred" architecture will not only be related to its performance and flexibility, but whether the principles are as easily applied with different DSP processors (and processor families). | | | The host computer is probably used to provide input from the user, and output to the user either via the screen or the file system. |
|
http://www.developonline.com/community/ed_resource/feature_article/20070
(6759 words)
|
|
| |
| | IBM, Sony, Sony Computer Entertainment Inc. and Toshiba unveil Cell processor |
| | IBM, Sony Corporation, Sony Computer Entertainment Inc. (Sony Corporation and Sony Computer Entertainment Inc. subsequently referred to as Sony Group) and Toshiba Corporation today unveiled, for the first time, some of the key concepts of the highly-anticipated advanced microprocessor, code-named Cell, they are jointly developing for next-generation computing applications and digital consumer electronics. | | | Cell is optimized for compute-intensive workloads and broadband rich media applications, including computer entertainment, movies and other forms of digital content. | | | Cell provides a breakthrough solution by adopting a flexible parallel and distributed computing architecture consisting of independent floating point processors for rich media processing. |
|
http://www-03.ibm.com/chips/news/2004/1129_cell1.html
(1084 words)
|
|
| |
| | Scalable Processor ARChitecture - Computing Reference - eLook.org |
| | Scalable Processor ARChitecture - Computing Reference - eLook.org | | | The AMD 29000 came before it, as did the MIPS R2000 (based on Stanford's design) and Hewlett-Packard Precision Architecture {CPU}, among others. | | | Like some other RISC processors, reading global register zero always returns zero and writing it has no effect. |
|
http://www.elook.org/computing/scalable-processor-architecture.htm
(433 words)
|
|
| |
| | Redirect Page |
| | In 10 seconds you will be redirected to the Embedded Intel&; Architecture main page. |
|
http://developer.intel.com/design/intarch/training.htm
(27 words)
|
|
| |
| | Intel(R) Itanium(R) Architecture Software Developer's Manual |
| | The Intel®; Virtualization Technology Specification for the Intel®; Itanium®; Architecture (VT-i) describes the software interfaces to support the virtualization of processor hardware in order to allow multiple instances of operating systems to be run on a single system. | | | This volume is part of a three-volume set of the Intel®; Itanium®; Architecture Software Developer's Manual, which provides a comprehensive guide to Intel's 64-bit architecture. | | | Volume 2: System Architecture defines the Itanium system architecture, including system level resources and programming state, interrupt model, and processor firmware interface. |
|
http://www.intel.com/design/itanium/manuals/iiasdmanual.htm
(311 words)
|
|
| |
| | TechOnLine - RISC Processor Architecture |
| | Mike is the European Processor Marketing Manager for IDT Inc, where he helps IDT's customers develop RISC processor based systems. | | | This lecture is particularly appropriate to both hardware and software engineers who are familiar with low and medium performance processors and who would like to know more about RISC for higher performance applications. | | | This lecture gives a brief overview of the architecture of modern RISC processors, using the MIPS architecture as an example. |
|
http://www.techonline.com/community/tech_group/embedded/course/13071
(109 words)
|
|
| |
| | UltraSPARC Processors |
| | Design-engineered to make the net work, UltraSPARC processors are THE industry-leading, 3rd generation, 64-bit processor family. | | | Information on Sun Studio 10, ASICS, modules, software technologies, and community source licensing. | | | Optimized for targeted design points, these processors offer binary compatibility across the product line for continued investment protection. |
|
http://www.sun.com/processors
(218 words)
|
|
| |
| | Energy Citations Database (ECD) - Energy and Energy-Related Bibliographic Citations |
| | Availability information may be found in the Availability, Publisher, Research Organization, Resource Relation and/or Author (affiliation information) fields and/or via the "Full-text Availability" link. | | | Energy Citations Database (ECD) Document #6935788 - Processor architecture and cache performance | | | For a journal article, please see the Resource Relation field. |
|
http://www.osti.gov/energycitations/product.biblio.jsp?osti_id=6935788
(69 words)
|
|
| |
| | Counterflow Pipeline Processor Architecture |
| | Detailed performance simulations of a complete processor design are not yet available. | | | Keywords: processor design, RISC architecture, micropipelines, FIFO, asynchronous systems | | | The counterflow pipeline processor architecture (CFPP) is a proposal for a family of microarchitectures for RISC processors. |
|
http://www.sunlabs.com/technical-reports/1994/abstract-25.html
(176 words)
|
|
| |
| | The `Uniform Heterogeneous Multi-threaded' Processor Architecture (ResearchIndex) |
| | @inproceedings{ towner01uniform, author = "Daniel Towner and David May", title = "The `Uniform Heterogeneous Multi-threaded' Processor Architecture", booktitle = "Communicating Process Architectures -- 2001", publisher = "IOS Press", editor = "Alan Chalmers and Majid Mirmehdi and Henk Muller", isbn = "1 58603 202", pages = "103--116", year = "2001", url = "citeseer.ist.psu.edu/towner01uniform.html" } | | | 10 Multithreaded processor architectures (context) - Byrd, Holliday - 1995 ACM | | | In this paper we present a simple model of a multi-threaded processor, and show how an occam-like language may be compiled into fine grained threads suitable for executing on this processor.... |
|
http://citeseer.ist.psu.edu/towner01uniform.html
(399 words)
|
|
| |
| | MIPS Technologies, Inc.: MIPS32® Processor Architecture Adopted by Sony |
| | Today, MIPS Technologies' licensees are using the MIPS32 architecture and its core derivatives to develop a range of embedded applications ranging from ultra low power devices, such as smart cards and digital cameras, to high performance printers, copiers and digital televisions. | | | MIPS Technologies, Inc. is a leading provider of industry-standard processor architectures and cores for digital consumer and business applications. | | | As a foundation of MIPS Technologies' roadmap, it provides upward compatibility to the MIPS64® architecture and features a robust instruction set of powerful instructions specifically designed for a wide spectrum of embedded applications. |
|
http://www.mips.com/content/PressRoom/PressReleases/2004-05-17
(328 words)
|
|
| |
| | The Intel Microprocessors 8086/8088, 80186/80188, 80286, 80386, 80486, Pentium, & Pentium Pro Processor ... |
| | The Intel Microprocessors 8086/8088, 80186/80188, 80286, 80386, 80486, Pentium, and Pentium Pro Processor Architecture, Programming, and Inter- facing | | | Compare Prices of The Intel Microprocessors 8086/8088, 80186/80188, 80286, 80386, 80486, Pentium, & Pentium Pro Processor Architecture, Programming, & Inter- facing |
|
http://www.all-computer-books.co.uk/0139954082.html
(66 words)
|
|
| |
| | PCGuide - Ref - Processor Architecture and Operation |
| | PCGuide - Ref - Processor Architecture and Operation | | | It seems that either your browser does not support frames, or you have them disabled. | | | Please read the Site Guide before using this material. |
|
http://www.pcguide.com/ref/cpu/arch
(199 words)
|
|
|
